International Journal of Computer Theory and Engineering

Editor-In-Chief: Prof. Mehmet Sahinoglu
Frequency: Quarterly
ISSN: 1793-8201 (Print), 2972-4511 (Online)
Publisher:IACSIT Press

OPEN ACCESS
4.0
CiteScore

IJIET 2012 Vol.4(6): 897-901
doi: 10.7763/IJCTE.2012.V4.602

Effective Memory Access Optimization by Memory Delay Modeling, Memory Allocation, and Slack Time Management

Sultan Daud Khan

  • Computer Engineering Department, UmmAl-Qura University, Makkah, Saudi Arabia.

Abstract

MPSoCs are gaining popularity because of its potential to solve computationally expensive applications. MPSoCs frequently use two kinds of memories; on-chip SRAMs and off-chip DRAMs. Processors in multi-core systems usually take many clock cycles for the transfer of data to/from off-chip memories which affects the overall system performance. While on-chip memory operation takes one or two clock cycles, an off-chip memory access takes significantly more number of clock cycles. Memory access delays largely depend on the ways of memory allocation and array binding. In this paper, memory delay modeling for finding accurate delays and two effective techniques, memory allocation and slack time management, are proposed for memory access optimization of off-chip DRAMs.

Keywords

  • Memory allocation
  • binding
  • scheduling
  • memory access optimization
  • memory management
602-A659

How to Cite

Copied

Sultan Daud Khan, "Effective Memory Access Optimization by Memory Delay Modeling, Memory Allocation, and Slack Time Management," International Journal of Computer Theory and Engineering, vol. 4, no. 6, pp. 897-901, 2012. https://doi.org/10.7763/IJCTE.2012.V4.602

Copyright & License

Copyright © 2012 by the authors. This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).

Article Metrics in Dimensions

Menu